DATE: 09-10-2010 HOTFIX VERSION: 016
================================================================================
===================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
================================================================================
===================================================
810479 FSP DESIGN_SETTINGS Not able to connect some peripheral signals to FPGA manually
604662 VLS-L VIA When changing Rows/Columns values in Edit Via Properties form, different value are assigned.
747191 PSPICE AA_SENS Pspice crashes when starting Advance Analysis
756103 CONCEPT_HDL ARCHIVER Archiver does not include all the Parts when design blocks are copied from one location to another
758487 APD 3D_VIEWER package substrate (BGA) outline should be on a separate layer, not on bottom conductor layer.
764417 APD EDIT_ETCH Routing with Diagonal entry (45 degree) to Constraint Regions does not work
766409 PSPICE PROBE Copy to Clipboard changes the label text colors
784577 CONCEPT_HDL COMP_BROWSER SingleclickAdd 'true' places does not pick the correct version
784814 SIP_LAYOUT ASSY_RULE_CHECK accuracy of acute angle DRC
792039 CONSTRAINT_MGR OTHER Doing a File->Import->Worksheet Customization from Constraint Manager will change the working directory.
796517 CONCEPT_HDL COMP_BROWSER Component Browser showing wrong symbol
801944 SCM UI SCM dropping terminators and pull-ups when renaming signals (copy - paste special)
804627 PSPICE PROBE Printet text labels have wrong location
810814 CONSTRAINT_MGR OTHER T-point does not create when import DCF file.
811032 ALLEGRO_EDITOR EDIT_ETCH Enable enhanced pad entry to support pads as shapes
812643 SIP_FLOW CONSTRAINT_MGR Physical Constraint values disappear after entering constraint mode
812835 CONSTRAINT_MGR INTERACTIV CM Custom Fomula - "Analyze" on the header of Actual does not analyze pinpairs
813435 SIP_LAYOUT DIE_ABSTRACT_IF Invalid parameter passed to ICP utility API
814060 CONCEPT_HDL CORE Read only library becomes writeable when updated
814347 ALLEGRO_EDITOR ARTWORK It seems like not work ”detailed text checking” on 16.3.
814451 ALLEGRO_EDITOR DATABASE Allegro get crash when run dbdoctor
814496 CAPTURE ANNOTATE Lower level part refdes resets to ?
815150 SIP_RF OTHER sip layout export chips output is not correct
816034 ALLEGRO_EDITOR MANUFACT Backdrill Passes not work from bottom
816065 APD DATABASE Export Libraries with no library dependencies selected creates package symbol without pins.
816426 ALLEGRO_EDITOR SHAPE Dynamic shape not updated when component is unplaced
816616 SCM SYSTEM_OBJECT codesign incorrectly maps primary and secondary codesign object
816686 ALLEGRO_EDITOR TESTPREP Probe Spacing rounds off 3 place decimal to 2 places
816917 SIG_INTEGRITY LIBRARY Issue for loading interconn.iml
816986 ALLEGRO_EDITOR MANUFACT Mfg>NC>Backdrill analysis with passes set at Bottom layer is automatically switching to top, hence failing!
817473 CAPTURE NETLIST_ALLEGRO Backslash (\) is considered as illegal character for netname but it was allow in SPB 16.30.010
817606 SIP_LAYOUT WIREBOND When moving Bondfingers the Via's are sliding too when they should not.

Главное не ставить 20-й хотфикс. Они там порядочный баг сделали...

Главное не ставить 20-й хотфикс. Они там порядочный баг сделали...

Что за баг?

При генерации карты сверловки все значки отображаются просто точками. Вроде как не смертельно, но нормальный набор файлов для завода сделать не получается.
...

Ближе к вечеру выложу хотфикс на ФТП.

Ок.

PS А где лежит? Что-то не вижу.

ЗЫ Уже вижу. Админы поработали, в аплоаде практически ничего не осталось, все в пабе