Цитата
Цитату можете привести?
LPC1768 UM10360
в начале главы про любую периферию
The UART1 peripheral is configured using the following registers:
1. Power: In the PCONP register (Table 46), set bits PCUART1.
Remark: On reset, UART1 is enabled (PCUART1 = 1).
2. Peripheral clock: In the PCLKSEL0 register (Table 40), select PCLK_UART1.
3. Baud rate: In register U1LCR (Table 298), set bit DLAB =1. This enables access to
registers DLL (Table 292) and DLM (Table 293) for setting the baud rate. Also, if
needed, set the fractional baud rate in the fractional divider register (Table 305).
4. UART FIFO: Use bit FIFO enable (bit 0) in register U0FCR (Table 297) to enable
FIFO.
5. Pins: Select UART pins through PINSEL registers and pin modes through the
PINMODE registers (Section 8.5).
Remark: UART receive pins should not have pull-down resistors enabled.
6. Interrupts: To enable UART interrupts set bit DLAB =0 in register U1LCR (Table 298).
This enables access to U1IER (Table 294). Interrupts are enabled in the NVIC using
the appropriate Interrupt Set Enable register.
7. DMA: UART1 transmit and receive functions can operated with the GPDMA controller
(see Table 543).
или
The Timer 0, 1, 2, and 3 peripherals are configured using the following registers:
1. Power: In the PCONP register (Table 46), set bits PCTIM0/1/2/3.
Remark: On reset, Timer0/1 are enabled (PCTIM0/1 = 1), and Timer2/3 are disabled
(PCTIM2/3 = 0).
2. Peripheral clock: In the PCLKSEL0 register (Table 40), select PCLK_TIMER0/1; in the
PCLKSEL1 register (Table 41), select PCLK_TIMER2/3.
3. Pins: Select timer pins through the PINSEL registers. Select the pin modes for the
port pins with timer functions through the PINMODE registers (Section 8.5).
4. Interrupts: See register T0/1/2/3MCR (Table 429) and T0/1/2/3CCR (Table 430) for
match and capture events. Interrupts are enabled in the NVIC using the appropriate
Interrupt Set Enable register.
5. DMA: Up to two match conditions can be used to generate timed DMA requests, see
Table 543.
понятно что это список регистров, но последовательность во всех модулях единая. А главное что когда я писал функции их конфигурации я просто по пунктам настраивал то что надо, и у меня возникла именно такая последовательность