вопрос по Compile HDL Simulation Libraries + Опции

[axalay]

Пробовал все. Может кто сталкивался с этим. У меня ISE 8.2 SP1 и ModelSim 6.1 Все равно вот такой лог вайл :

% compxlib -s mti_se -arch virtex2p -l verilog -lib unisim -lib simprim -lib xilinxcorelib -lib smartmodel -w -smartmodel_setup -verbose
Release 8.2.01i - COMPXLIB I.32
Copyright © 1995-2006 Xilinx, Inc. All rights reserved.

XILINX = 'C:\Xilinx'
Library Source => 'C:\Xilinx'

Compilation Mode = FAST
Scheduling library installation & compilation for VIRTEX-II Pro

--> Installing Xilinx smartmodel library .....
> Environment variable LMC_HOME = 'c:\Xilinx\smartmodel\nt\installed_nt'
> Extracting model names from 'C:\Xilinx\smartmodel\nt\image\sl_toc.dat'
> Creating 'model.list' at current directory

Library Image directory : 'C:\Xilinx\smartmodel\nt\image'
Installation directory : 'c:\Xilinx\smartmodel\nt\installed_nt'
Running installer......

child process returns status - Ran or Active
Command Line: C:\Xilinx\smartmodel\nt\image\pcnt\cmd_admin.exe -install C:\Xilinx\smartmodel\nt\image c:\Xilinx\smartmodel\nt\installed_nt -edav qsim -edav cds -edav vss -edav systemc -edav other -platform pcnt model.list
Synopsys/Logic Modeling sl_admin
Copyright © 1984-2000 Synopsys Inc. ALL RIGHTS RESERVED
Version: 02042

Reading Library
Reading Media
Checking user selections
Loading models....
Loading model: dcc_fpgacore_swift, version: 02402, platform: pcnt
Loading model: emac_swift, version: 01022, platform: pcnt
Loading model: glogic_adv_swift, version: 01004, platform: pcnt
Loading model: glogic_swift, version: 04001, platform: pcnt
Loading model: gt10_swift, version: 02221, platform: pcnt
Loading model: gt11_swift, version: 01016, platform: pcnt
Loading model: gt_swift, version: 01602, platform: pcnt
Loading model: ppc405_adv_swift, version: 01010, platform: pcnt
Loading model: ppc405_swift, version: 04003, platform: pcnt
Updating Configuration files
Writing: c:\Xilinx\smartmodel\nt\installed_nt/data/pcnt.lmc
Updating Library Versioned links
Updating Documentation files
Updating Library cache
Install complete


>> simulator path ('AUTO_DETECT') => 'C:\Modeltech_6.1b\win32'
>> detecting simulator version...
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vsim.exe -version
>> using setup file name 'modelsim.ini'
Compiling Xilinx HDL Libraries for ModelSim SE Simulator
Language => verilog
Backing up setup files if any...
Get MODELSIM environment variable
MODELSIM: ( => C:\Modeltech_6.1b\modelsim.ini )
Using MODELSIM ( => C:\Modeltech_6.1b\modelsim.ini )
>> simulator path ('AUTO_DETECT') => 'C:\Modeltech_6.1b\win32'
Output directory => 'C:\Xilinx\verilog\mti_se'
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "START_COMPILE unisim"

--> Compiling verilog unisim library
>> detecting simulator version...
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -version
>> removing pre-compiled data (OVERWRITE=TRUE)...
>> cxl[RMDIR]:C:\Xilinx\verilog\mti_se\unisims_ver
>> removing library...
>> pre-compiled library removed from C:\Xilinx\verilog\mti_se\unisims_ver
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlib C:\Xilinx\verilog\mti_se\unisims_ver
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vmap UNISIMS_VER C:\Xilinx\verilog\mti_se\unisims_ver
>> Compiling unisim components...
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\unisims_ver C:\Xilinx\verilog\mti_se\unisims_ver\unisims_ver_source.v
> Unisim compiled to C:\Xilinx\verilog\mti_se\unisims_ver
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "END_COMPILE:unisim"
> Log file C:\Xilinx\verilog\mti_se\unisims_ver\cxl_unisim.log generated
> Library mapping successful, setup file(s) modelsim.ini updated

compxlib[unisims_ver]: No error(s), no warning(s)
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "START_COMPILE simprim"

--> Compiling verilog simprim library
>> removing pre-compiled data (OVERWRITE=TRUE)...
>> cxl[RMDIR]:C:\Xilinx\verilog\mti_se\simprims_ver
>> removing library...
>> pre-compiled library removed from C:\Xilinx\verilog\mti_se\simprims_ver
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlib C:\Xilinx\verilog\mti_se\simprims_ver
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vmap SIMPRIMS_VER C:\Xilinx\verilog\mti_se\simprims_ver
>> Compiling simprim components...
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\simprims_ver C:\Xilinx\verilog\mti_se\simprims_ver\simprims_ver_source.v
> Simprim compiled to C:\Xilinx\verilog\mti_se\simprims_ver
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "END_COMPILE:simprim"
> Log file C:\Xilinx\verilog\mti_se\simprims_ver\cxl_simprim.log generated
> Library mapping successful, setup file(s) modelsim.ini updated

compxlib[simprims_ver]: No error(s), no warning(s)

--> Compiling verilog XilinxCoreLib library
>> removing pre-compiled data (OVERWRITE=TRUE)...
>> cxl[RMDIR]:C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver
>> removing library...
>> pre-compiled library removed from C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver
>> dependent library unisim is pre-compiled
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "START_COMPILE XilinxCoreLib"
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlib C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vmap UNISIMS_VER C:\Xilinx\verilog\mti_se\unisims_ver
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vmap XILINXCORELIB_VER C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver
>> Compiling XilinxCoreLib components...
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v
> XilinxCoreLib compiled to C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "END_COMPILE:XilinxCoreLib"
> Log file C:\Xilinx\verilog\mti_se\XilinxCoreLib_ver\cxl_XilinxCoreLib.log generated
> Library mapping successful, setup file(s) modelsim.ini updated

compxlib[XilinxCoreLib_ver]: No error(s), 5 warning(s)

--> Compiling verilog smartmodel(unisim) library
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vmap UNISIMS_VER C:\Xilinx\verilog\mti_se\unisims_ver
>> dependent library unisim is pre-compiled
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "START_COMPILE:smartmodel(unisim)"
>> Compiling smartmodel components...
>> Compiling wrappers... child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\unisims_ver C:\Xilinx\verilog\mti_se\unisims_ver\unisims_ver_SmartWrapper_source.v

child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\unisims_ver C:\Xilinx\verilog\mti_se\unisims_ver\unisims_ver_SMART_source.v
> Unisim Smart-Models compiled to C:\Xilinx\verilog\mti_se\unisims_ver
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "END_COMPILE:smartmodel(unisim)"
> Log file C:\Xilinx\verilog\mti_se\unisims_ver\cxl_smartmodel.log generated
> Library mapping successful, setup file(s) modelsim.ini updated

compxlib[smartmodel]: No error(s), no warning(s)

--> Compiling verilog smartmodel(simprim) library
child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vmap SIMPRIMS_VER C:\Xilinx\verilog\mti_se\simprims_ver
>> dependent library simprim is pre-compiled
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "START_COMPILE:smartmodel(simprim)"
>> Compiling smartmodel components...
>> Compiling wrappers... child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\simprims_ver C:\Xilinx\verilog\mti_se\simprims_ver\simprims_ver_SmartWrapper_source.v

child process returns status - Ran or Active
Command Line: C:\Modeltech_6.1b\win32\vlog.exe -source -93 -work C:\Xilinx\verilog\mti_se\simprims_ver C:\Xilinx\verilog\mti_se\simprims_ver\simprims_ver_Smart_source.v
> Simprim Smart-Models compiled to C:\Xilinx\verilog\mti_se\simprims_ver
ERROR:CAEInterfaces - child process returns status - Failed
ERROR:CAEInterfaces - Command Line: echo "END_COMPILE:smartmodel(simprim)"
> Log file C:\Xilinx\verilog\mti_se\simprims_ver\cxl_smartmodel.log generated
> Library mapping successful, setup file(s) modelsim.ini updated

compxlib[smartmodel]: No error(s), no warning(s)

>> writing compilation summary in log file

Log file (compxlib.log) generated.

%